

Please type a plus sign (+) inside this box →



Approved for use through 09/30/2000 OMB 0551-0032

Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PTO/SB/05 (1/88)



01/29/99
4596 U.S. PTO

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	0756-1930
First Inventor or Application Identifier: Shunpei YAMAZAKI et al.	
Title: LASER PROCESSING METHOD, METHOD FOR FORMING A FLASH MEMORY, INSULATED GATE SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME	
Express Mail Label No.	

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
--	---

- ☒ [X] Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original, and a duplicate for fee processing)
 - ☒ [X] Specification Total Pages [27]
(preferred arrangement set forth below)
 - Descriptive title of the invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the invention
 - Brief Summary of the invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
 - ☒ [X] Drawing(s) (35 USC 113) Total Sheets [8]
 - ☒ [X] Oath or Declaration Total Pages [2]
 - ☐ [] Newly executed (original or copy)
 - ☒ [X] Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]
- ☐ [] **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
- ☒ [X] Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

- ☐ [] Microfiche Computer Program (Appendix)
- Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
 - ☐ [] Computer Readable Copy
 - ☐ [] Paper Copy (identical to computer copy)
 - ☐ [] Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

- ☐ [] Assignment Papers (cover sheet & document(s))
- ☐ [] 37 CFR 3.73(b) Statement [] Power of Attorney (when there is an assignee)
- ☐ [] English Translation Document (if applicable)
- ☒ [X] Information Disclosure Statement [X] Copies of IDS Citations
(IDS)/PTO-1449
- ☒ [X] Preliminary Amendment
- ☒ [X] Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
- ☐ [] "Small Entity" [] Statement filed in prior application, Status still proper and desired (PTO/SB/09-12)
- ☐ [] Certified Copy of Priority Document(s) (if foreign priority is claimed)
- ☒ [X] Other: Notice of Change of Address

*A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.

- If a **CONTINUING APPLICATION**, check appropriate box, and supply the requisite information below and in a preliminary amendment
Divisional of prior application Serial No. 08/847,314 filed April 23, 1997; which itself is a Division of Serial No. 08/692,227, filed August 7, 1996; which is a Division of Serial No. 08/355,852, filed December 14, 1994 (now U.S. Patent No. 5,569,615); which is a Division of Serial No. 08/142,048, filed October 28, 1993, (now U.S. Patent No. 5,541,138)
Prior application information: Examiner: G. Munson Group/Art Unit: 2811

18. CORRESPONDENCE ADDRESS

☐ [] Customer Number or Bar Code Label or [X] Correspondence address below
(Insert Customer No. or Attach bar code label here)

Name	Gerald J. Ferguson, Jr.
Firm	SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P C
Address	8190 Greensboro Drive, Suite 800
City	McLean
Country	U S A
State	VA
Telephone	(703) 790-9110
Zip Code	22102
FAX	(703) 885-0370

Name: Gerald J. Ferguson, Jr.	Registration No. 23,016
Signature	Date: January 29, 1999

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

FEE TRANSMITTAL		Complete If Known			
<p><i>Patent fees are subject to annual revision on October 1. These are the fees effective October 1, 1997. Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.</i></p>		Application Number			
		Filing Date		January 29, 1999	
		First Named Inventor		Shunpei YAMAZAKI et al.	
		Examiner Name		G. Munson	
		Group Art Unit		2811	
TOTAL AMOUNT OF PAYMENT		\$1,150.00		Attorney Docket Number 0758-1930	
METHOD OF PAYMENT (check one)		3. ADDITIONAL FEES			
		Large Entity		Small Entity	
<p>1. [X] The Commissioner is hereby authorized to charge indicated fees and credit any over payments to Deposit Account No. 19-2380. Deposit Account Name SIXBEE, FRIEDMAN, LEEDOM & FERGUSON, PC</p> <p>[X] Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17</p> <p>[] Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance</p> <p>2. [X] Payment Enclosed [X] Check [] Money Order [] Other</p>		Fee Code	Fee (\$)	Fee Code	Fee (\$)
		105	130	205	65
		127	50	227	25
		139	130	139	130
		147	2,520	147	2,520
		112	920*	112	920*
		113	1,840*	113	1,840*
		115	110	215	55
		116	380	216	190
		117	870	217	435
		118	1,360	218	680
		128	1,850	228	925
		119	300	219	150
		120	300	220	150
		121	260	221	130
		138	1,510	138	1,510
		140	110	240	55
		141	1,210	241	605
		142	1,210	242	605
		143	430	243	215
		144	580	244	290
		122	130	122	130
		123	50	123	50
		125	240	126	240
		581	40	581	40
		146	760	246	380
		149	760	249	380
		<p>*Reduced by Basic Filing Fee Paid</p>			
SUBTOTAL (1)		\$750.00		SUBTOTAL (3)	
				\$	
2. EXTRA CLAIM FEES		<p>Extra Claims Fee from Below Fee Paid</p> <p>Total Claims 16 - 20** = 0 X \$18.00 = \$</p> <p>Independent Claims 8 - 3** = 5 X \$78.00 = \$390.00</p> <p>Multiple Dependent Claims \$200.00 = \$</p> <p>**or number previously paid, if greater. For Rescues, see below</p>			
<p>Large Entity Small Entity</p> <p>Fee Fee Fee</p> <p>Code (\$ Code (\$ Code (\$)</p>		<p>Fee Description</p>			
103 18 203 9		Claims in excess of 20			
102 78 202 38		Independent claims in excess of 3			
104 280 204 130		Multiple dependent claim			
109 78 209 39		**Rescue independent claims over original patent			
110 18 210 9		**Rescue claims in excess of 20 and over original patent			
SUBTOTAL (2)		\$390.00		SUBTOTAL (3)	
				\$	
SUBMITTED BY		Complete (if applicable)			
Typed or Printed Name		Gerald J. Ferguson, Jr.		Reg. Number 23,016	
Signature		Date		Deposit Account	
		January 29, 1999		19-2380	
		User ID			

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, Washington, DC 20231

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re DIVISIONAL Application of)
Shunpei YAMAZAKI et al.)
Based On Serial No. 08/847,314) Art Unit: 2811
Which Was Filed: April 23, 1997) Examiner: G. Munson
For: LASER PROCESSING METHOD,)
METHOD FOR FORMING A FLASH)
MEMORY, INSULATED GATE SEMI-)
CONDUCTOR DEVICE AND METHOD)
FOR FORMING THE SAME) Date: January 29, 1999

PRELIMINARY AMENDMENT

Honorable Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Please preliminarily amend the subject application as follows:

IN THE SPECIFICATION:

Before the first sentence of the specification, insert --This application is a Division of Serial No. 08/847,314 filed April 23, 1997; which itself is a Division of Serial No. 08/692,227, filed August 7, 1996; which is a Division

of Serial No. 08/355,652, filed December 14, 1994 (now U.S. Patent 5,569,615); which is a Division of Serial No. 08/142,048, filed October 28, 1993, (now U.S. Patent 5,541,138).--


REMARKS

This application has been amended to include the continuing application data thereof.

Claims 1-10 are supported in EXAMPLE 2 (Figures 9A-9E), and claims 11-16 in EXAMPLE 3 (Figures 10A-10D).

Examination on the merits is requested.

Respectfully submitted,



Gerald J. Ferguson, Jr.
Registration No. 23,016

Sixbey, Friedman, Leedom & Ferguson, P.C.
8180 Greensboro Drive, Suite 800
McLean, Virginia 22102
(703) 790-9110

00230101000

TITLE OF THE INVENTION

LASER PROCESSING METHOD, METHOD FOR FORMING A FLASH MEMORY, INSULATED GATE SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a technique for fabricating a semiconductor device such as a semiconductor integrated circuit in which a doping process is incorporated, and it relates also to a semiconductor device (element) fabricated by the same technique.

2. Prior Art

Diffusion and ion implantation processes are the conventionally known processes practiced in the art for doping impurities. Diffusion process comprises heating the semiconductor under an atmosphere of high temperature in the range of from 500 to 1,200°C to allow impurities to diffuse inside the semiconductor. Ion implantation comprises accelerating ionized impurities in an electric field, and bombarding the desired portions of the semiconductor with the thus accelerated ions. However, the ion implantation process causes considerable damage to the crystal structure due to the high energy ions bombarded to the semiconductor, and leaves the semiconductor in an amorphous state or a state similar thereto. Accordingly, the above diffusion process or a thermal treatment equivalent thereto is necessary to recover the crystal from the considerably impaired electrical properties. The ion implantation process is indispensable in fabricating VLSI (very large scale integration) and ULSI (ultra large scale integration), because the impurity concentration can be more easily controlled by this process as

compared with the diffusion process.

The ion implantation process, however, is not completely free of problems. The problem to be considered first is how to control the diffusion of the implanted ions. This problem is particularly serious in the so-called quarter-micron devices, in which the design requires a rule of $0.5\text{ }\mu\text{m}$ or less in width. Recently, the formation of a shallow impurity-diffused domain (diffusion region) is further required. However, it is difficult to form a shallow diffusion region of $0.1\text{ }\mu\text{m}$ or less in depth with sufficient reproducibility. The above problems are discussed in further detail below referring to FIG. 2.

The first problem above occurs because the ions implanted into the semiconductor by ion implantation diffuse along the sides due to secondary scattering, and because the ions extend thermally around the bombarded portion during the thermal treatment. These effects were of no problem in the conventional processes in which the design rule (typically the width of a gate contact of a MOSFET) was still in the range of $1.0\text{ }\mu\text{m}$ or more. However, with a rule below $1.0\text{ }\mu\text{m}$, the diffusion portion which forms due to the above effect then accounts for a larger area as compared with the width of the gate contact. Referring to FIG. 2(A), a gate contact 205 then geometrically overlaps diffusion regions (source and drain) 202 and 203. Such an overlap may form a parasitic capacitance for the gate contact and the source and drain, to result in lowering of the operation speed.

The second problem occurs due to roughly classified two reasons. One is attributed to the thermal diffusion similar to the case pointed in the above first problem. This makes it difficult to reduce the diffusion region to a thickness of $0.1\text{ }\mu\text{m}$ or less. The other is due to the channeling effect which accompanies the ion implantation, and is particularly distinct when a crystalline semiconductor is used. That is, the ions

incident vertical to the crystal plane pass without being scattered as to reach a deep portion inside the substrate.

To circumvent the channeling effect, the ion implantation in the conventional processes was performed by taking an incident angle of several degrees with respect to the crystal plane. However, there had been cases in which the orbit of the ions was bent inside the semiconductor to incidentally match with the channeling condition. Then, the ions penetrate deep into the substrate as shown in FIG. 2(B). When ion implantation is performed on a polycrystalline semiconductor, on the other hand, the ions then accommodate themselves at various depth levels because the crystal planes are randomly distributed in a polycrystalline semiconductor.

Furthermore, other problems are encountered when a polycrystalline semiconductor is used. In a polycrystalline semiconductor, the doped impurities tend to undergo thermal diffusion along the grain boundaries between the crystals. Accordingly, as shown in FIG. 2(C), a uniform doping is not feasible for a polycrystalline semiconductor. These problems remains unsolved as long as a conventional process of ion implantation with recrystallization by heat treatment is taken. As a matter of course, a diffusion process is far from being a solution to the problem.

A problem to be solved by the present invention is to prevent impurities from being diffused along the lateral sides. Another problem to be solved by the present invention is to control the diffusion of the impurities within a depth of 0.1 μm , and preferably within 50 nm. An object of the present invention is to provide a solution for either or both of the problems above, using a single crystal or a polycrystalline semiconductor, or any semiconductor material similar thereto. As a result, the present invention enables stable fabrication of a MOS device

having a channel length of 1.0 μm or shorter, and typically, such having a channel length in the range of from 0.1 to 0.3 μm .

SUMMARY OF THE INVENTION

The present invention provides a laser doping process for incorporating impurities into a semiconductor substrate, which comprises irradiating a laser operated in a pulsed mode to the surface of a semiconductor substrate in an atmosphere containing a high purity reactive gas (impurity gas) for imparting a conductive type to the semiconductor substrate and a relatively stable gas such as hydrogen, fluorine, helium, and argon as a diluent. This process allows the substrate to be impurity-doped only in an extremely thin portion of the surface, because the impurities at the vicinity of the surface of the semiconductor react with the surface of the semiconductor or are decomposed when the substrate is heated instantaneously. The thickness of the doped portion can be made as thin as 0.1 μm or less, though depending on the temperature at which the surface of the substrate is maintained.

In the reaction above of the impurity gases with the surface of the semiconductor substrate, the thermal diffusion of the impurities can be substantially prevented by irradiating laser in pulses 1 μsec or less in pulse width, and preferably, in pulses 100 nsec or less in width. Unlike the conventional ion implantation processes, no channeling nor secondary scattering occurs in the process according to the present invention. Accordingly, an extremely ideal diffusion region can be formed as shown in FIG. 1(A) with a depth profile of impurity distribution shown in FIG. 1(B). It can be seen that the impurities are concentrated only in the desired depth. The impurities are distributed also in the lateral direction in a strict sense, however, the extent of distribution is typically in a practically

negligible size of smaller than 50 nm.

Furthermore, as shown in FIG. 1(C), the diffusion region can be kept free from the influence of grain boundaries, because no thermal effect is cast on any semiconductor material having grain boundaries. In addition, impurities can be diffused in a never realized high concentration because heating in the process according to the present invention is effected in a thermal disequilibrium state using laser in a pulsed operation mode.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS.1(A) to 1(C) are explanatory drawings which show schematically an effect of the present invention;

FIGS.2(A) to 2(C) are explanatory drawings which show schematically the problems of prior art techniques;

FIG. 3 shows schematically an apparatus for treating semiconductors (impurity doping) according to an embodiment of the present invention;

FIG. 4 shows schematically another apparatus for treating semiconductors (impurity doping) according to another embodiment of the present invention;

FIG. 5 shows schematically further another apparatus for treating semiconductors (impurity doping) according to further another embodiment of the present invention;

FIGS.6(A) and 6(B) show schematically still another apparatus for treating semiconductors (impurity doping) according to still another embodiment of the present invention;

FIG. 7 shows a laser irradiation process according to an embodiment of the present invention;

FIGS.8(A) to 8(D) show a process of fabricating a semiconductor device according to an embodiment of the present invention;

FIGS.9(A) to 9(E) show another process of fabricating a

semiconductor device according to another embodiment of the present invention; and

FIGS.10(A) to 10(D) show further another process of fabricating a semiconductor device according to further another embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

In the process according to the present invention, the impurity concentration can be controlled by varying, for instance, the energy of the laser, the concentration of the impurity gas in the atmosphere, and the surface temperature of the semiconductor. The surface of the semiconductor in which the impurity is diffused may be either exposed or covered with another coating. The coating of another material blocks the impurities depending on the chemical and physical properties of the coating, thereby controlling the concentration and the depth of the diffusion in the semiconductor.

The impurities for use in the present invention include a trivalent impurity, representatively boron (B), etc., to render, for example, a silicon semiconductor P-conductive. To impart N-type conductivity to the silicon semiconductor, for example, a pentavalent impurity, representatively phosphorus (P) and arsenic (As) may be used. The reactive gases containing those impurities include AsH_3 , PH_3 , BF_3 , BCl_3 , and $\text{B}(\text{CH}_3)_3$.

The semiconductor for use generally in the present invention includes, not only the conventional wafers of single crystal silicon semiconductor, but also amorphous silicon semiconductor thin films deposited by vapor phase growth processes, sputtering, etc if a TFT is to be fabricated. The present invention is also applicable to a polycrystalline or single crystal silicon semiconductor fabricated by a liquid phase growth process on an insulator substrate. As a matter of course, the present invention

is not only limited on silicon semiconductor, and other semiconductors can be employed as well.

The use of an excimer laser apparatus operated in a pulsed mode as the laser source is preferred in the present invention. A laser operating in a pulsed mode can instantaneously heat an area of a sample confined on the surface without influencing the substrate. A laser operating in a continuous wave (cw) mode cannot realize such a state of thermal disequilibrium. Moreover, such an intense local heating which results from a cw-mode laser may cause peeling off of the heated portion due to, for example, considerable difference in thermal expansion between the heated portion and the substrate. In contrast with the case of the cw-mode laser above, heating using a pulsed laser causes no mechanical damage to the sample and the substrate, because the thermal relaxation time of a pulsed laser is negligibly small as compared with the reaction time of a mechanical stress such as thermal expansion.

In particular, an excimer laser emits an ultraviolet (UV) light which can be absorbed efficiently by semiconductors such as silicon, and the duration of a pulse is as short as 10 nsec. Furthermore, excimer lasers have already gained reputation in fabricating a thin film of polycrystalline silicon of high crystallinity by irradiating laser and crystallizing a thin film of amorphous silicon. Specifically mentioned as lasers suited for use in the present invention are an ArF excimer laser emitting light at a wavelength of 193 nm, a XeCl excimer laser (308 nm in wavelength), a XeF excimer laser (351 nm in wavelength), and a KrF excimer laser (248 nm in wavelength).

The surface of the semiconductor may be either heated or cooled in the process according to the present invention. The diffusion of the impurities may be either accelerated or suppressed by controlling the surface temperature. Thus, it is

recommended to the operator to control the surface temperature to obtain the desired impurity concentration and diffusion depth profile of the impurity.

The use of a DC or an AC electric energy for producing a plasma of the impurity gas is also effective for accelerating the decomposition of the impurity gas. In general, a 13.56-MHz high frequency wave energy is applied as an electromagnetic energy to implement this. Accordingly, even when a doping gas which cannot be decomposed directly using the laser beam alone is used, an efficient doping can be effected by decomposing the gas using the electromagnetic energy. The electromagnetic energy need not necessarily be a 13.56-MHz high frequency wave, and, for example, the use of a 2.45-GHz microwave further improves the activation ratio. Otherwise, an ECR condition using the interaction between a 2.45-GHz microwave and a 875-Gauss magnetic field may be realized. It is also effective to use an optical energy capable of directly decomposing the doping gas.

FIGS. 3 and 4 each show schematically the apparatuses according to the present invention. FIG. 3 shows an apparatus equipped with a device for heating the substrate, and FIG. 4 shows one further equipped with an additional electromagnetic device for generating a plasma. It should be noted that these figures are schematic drawings, and a practical apparatus may naturally include other components depending on needs. The mode of operating the apparatuses is described below.

Referring to FIG. 3, a sample 304 is set on a sample holder 305 placed inside a main chamber 301 which is initially evacuated through an evacuation system 307 connected to an evacuation apparatus. The initial state is preferably evacuated to a vacuum degree as high as possible, because the atmospheric components carbon, nitrogen, and oxygen are generally unfavorable for the semiconductor. The above elements are generally taken into the

semiconductor, and tend to lower the activity of the impurities doped at the same time. Moreover, foreign substance thus incorporated into the semiconductor impairs the crystallinity of the semiconductor to provide a cause for forming dangling bonds at the grain boundaries. Accordingly, the main chamber should be evacuated to a vacuum of 10^{-6} Torr or lower, and preferably, to a vacuum of 10^{-8} Torr or lower.

It is also favorable to operate a heater 306 just before or after operating the evacuation system to thereby drive the adsorbed atmospheric components out of the main chamber. Preferred also is to construct a structure similar to the present vacuum devices; a pre-chamber is provided outside the main chamber to prevent the main chamber from being brought into direct contact with the atmosphere. As a matter of course, the use of a turbo molecular pump or a cryo pump having no fear of contamination, such as of carbon, is preferred to a rotary pump or an oil diffusion pump.

After the main chamber is sufficiently evacuated, a reactive gas is introduced into the chamber via a gas system 308. The reactive gas may be a single gas or may be diluted with hydrogen, argon, helium, neon, etc. The gas may be introduced at an atmospheric pressure or at a reduced pressure. Those conditions are selected considering, for example, the type of the semiconductor, the concentration of the impurities, the depth of the impurity region, and the temperature of the substrate.

Then, a laser beam 303 is irradiated through a window 302 to the sample. The sample at this stage is heated and maintained at a predetermined temperature. The laser beam is irradiated, in general, for about 1 to 50 pulses per point. If the pulse repetition times should be too few for a greatly fluctuating laser energy output, a high probability of failure would result. However, too many pulses irradiated per point is not preferred

from the view point of realizing mass production (high throughput). The present inventors have found the above range to be favorable from the viewpoints of both throughput and product yield.

For instance, a pulsed laser beam having a specified rectangular shape 10 mm (x-direction) x 30 mm (y-direction) in size may be irradiated to a same portion for a duration of 10 pulses and then moved to the next portion. Otherwise, the laser may be sequentially moved 1 mm each time a laser pulse is irradiated.

After the laser irradiation step is completed, the main chamber is evacuated to vacuum, and the sample is taken out of the chamber after cooling it to room temperature. It can be seen that the doping process according to the present invention can be implemented rapidly and simply. For comparison, a conventional ion implantation process consisting of the following three steps: (1) forming a doping pattern (coating the substrate with a resist, exposing, and developing); (2) implanting ions (or ion doping); and (3) recrystallizing;

may be contrasted to the two-step process according to the present invention comprising the following:

- (1) forming a doping pattern (coating the substrate with a resist, exposing, and developing); and
- (2) irradiating a laser.

Referring to FIG. 4, the basic structure of the apparatus is approximately the same as that shown in FIG. 3.

A main chamber 401 is evacuated first through an evacuation system 407 connected to an evacuation apparatus, and a reactive gas is introduced therein via a gas system 408. Then, laser beam is irradiated via a window 402 to a sample 404 mounted on a sample holder 405. At the same time, electric power is applied to

an electrode 409 from a high frequency wave or AC (or DC) power source 410 to thereby generate a plasma and the like inside the chamber to activate the reactive gas. The electrode is in a capacitive coupling in the figure, but it may be coupled to an inductance. Furthermore, the sample holder may be used as the other electrode even when the electrode is coupled with a capacitance. In addition, the sample may be heated with a heater 406 while irradiating a laser.

Referring to FIG. 5, another apparatus for use in the doping process is described. A slit-like window 502 made of anhydrous quartz glass is provided in the chamber 501. The laser beam is shaped into a slim rectangle according to the window. For instance, a laser beam may have a cross section of 10 mm x 300 mm in size, and it is fixed to a predetermined position. The chamber is equipped with an evacuation system 507 and a gas system 508 for introducing a reactive gas. A sample 504 is mounted on a sample holder 505 placed inside the chamber, and an infrared lamp 506 which functions as a heater is provided under the sample holder. The sample holder is set movable so that the sample may be moved in accordance with the laser shots.

In an apparatus of this configuration, the temperature control should be made as careful as possible because the mechanism for moving the sample is assembled inside the chamber and is therefore subject to thermal expansion which may cause mal-alignment. The maintenance inside the chamber is rather complicated, because the sample transport mechanism is a source of dust.

Referring to FIG. 6(A), another apparatus for use in doping process is described below. A chamber 601 is provided with a window 602 made of an anhydrous quartz glass. In contrast to the case above, the window provided to this chamber is so large as to cover the entire surface of a sample 604. An evacuation system

607 and a gas system 608 for introducing a reactive gas are connected to the chamber. A sample 605 is mounted on a sample holder 605 having a built-in heater, and are altogether provided inside the chamber. The sample holder is fixed inside the chamber. A chamber foundation 601a is provided under the chamber so that the entire chamber may be moved sequentially in accordance with the laser pulses. The laser beam used herein has a slim shape similar to the one used in the apparatus shown in FIG. 5. For instance, a laser beam having a rectangular cross section 5 mm x 100 mm in size is used. Similar to the case shown in FIG. 5, the position of the laser beam is fixed. However, the present apparatus differs from that shown in FIG. 5 in that a mechanism for moving the entire chamber is used. Accordingly, the maintenance of the apparatus is made far facile because no mechanically movable mechanism which generates dust, etc., is incorporated inside the chamber. Moreover, there is no fear of damaging the transportation mechanism due to the heat generated from the heater.

The apparatus shown in FIG. 6 is superior to the one shown in FIG. 5 not only in the points enumerated above, but also in the following points. The type of the apparatus shown in FIG. 5 requires some time before irradiating a laser beam because the chamber had to be evacuated until a sufficiently high vacuum degree is achieved. In other words, the process time in the case using the apparatus of FIG. 5 includes a considerable dead time. In the case using the apparatus shown in FIG. 6, on the other hand, a plurality of chambers as illustrated in FIG. 6(A) may be prepared and rotated to sequentially undergo each of the steps of mounting the sample, vacuum evacuation, laser irradiation, and dismounting the sample. In this manner, the dead time can be cut off. The entire system is shown in FIG. 6(B).

Referring to FIG. 6(B), the chambers 617 and 616 charged

with untreated samples are transported while evacuating the chamber, on a continuous transportation mechanism 618 to the foundation 619 equipped with a stage for precision movement. Meanwhile, laser beam is emitted from a laser apparatus 611, processed in proper optical apparatuses 612 and 613, and irradiated to a sample charged in a chamber 615 mounted on the stage. A chamber 614 subjected to a complete laser irradiation after sufficiently moving the stage is again transported on a continuous transportation mechanism to the next step. During this transportation step, the heater is turned off and the chamber is evacuated, so that the sample may be dismounted after a sufficiently low temperature is achieved.

It can be seen that the present embodiment allows the process to advance in continuous steps. Accordingly, the time waiting for the evacuation of the chamber can be cut off to thereby increase the throughput. As a matter of course, it should be taken into consideration that the embodiment referred to FIG. 6 provides a higher throughput at the expense of involving more chambers as compared with the embodiment referred to FIG. 5. Thus, in the practical implementation of the process, the scale of mass production and the quantity of investment must be taken into consideration.

In the above embodiments illustrated in FIGs. 5 and 6, laser beams having a slit-like cross section were used. However, the laser beam may have a square or a rectangular cross section. In such a case referring to FIG. 7, the substrate made from a semiconductor wafer and the like may be separated into a plurality of sections (32 sections in the case shown in FIG. 7), and a laser beam may be irradiated sequentially to each of the sections. For example, if the laser is operated at a repetition frequency of 200 Hz, the process time per portion of the wafer is 0.1 second. Then, a single wafer is processed within 10 seconds

(the time loss for moving the wafer up and down or right and left inclusive). By automating the transportation of the wafers, 200 wafers can be processed per hour. Then, the process yields a productivity well comparable to any of the conventional processes.

Similar apparatuses for use in laser doping processes are disclosed in Japanese patent application No. Hei-3-383981 (filed October 4, 1991), No. Hei-3-290719 (filed October 8, 1991), and No. Hei-4-100479 (filed March 26, 1991). The present invention enables fabrication of, for example, devices having a channel length of 0.5 μm or less with excellent reproducibility. Furthermore, it also enables formation of diffusion domains (impurity regions) 0.1 μm or less in depth. Accordingly, the present invention is particularly suited for use in the fabrication of such devices.

The present invention is illustrated in greater detail referring to non-limiting examples below. It should be understood, however, that the present invention is not to be construed as being limited thereto.

EXAMPLE 1

Referring to FIG. 8, a process for forming a CMOS circuit on a single crystal silicon substrate according to the present invention is described.

A field insulator 702 was formed on a (100) plane of a single crystal silicon substrate 701 by a so-called LOCOS process. A P-type well 703 was formed by thermally diffusing boron inside a part of the portion of the substrate which remained uncovered by the field insulator. The area except for the P-type well was covered with a masking material 704, and laser was irradiated in an atmosphere containing 2 % by volume of diborane (B_2H_6) to the entire surface of the substrate to allow

boron to diffuse inside the P-type well in an area ranging from the surface to a depth of 50 nm. Thus was obtained a P⁺ region 705 (see FIG. 8(A)).

The masking material 704 for use in the present example preferably has excellent resistance against laser irradiation, however, it need not be opaque to a laser light. For example, silicon nitride and silicon oxide suffices the above conditions. Carbon film can be used as well.

Laser doping was performed using the apparatus shown in FIG. 5. More specifically, boron (B) was incorporated into the sample by subjecting the sample to laser irradiation under a mixed gas atmosphere of PH₃/Ar using the apparatus illustrated in FIG. 5, but without heating the sample. A KrF excimer laser operating at a wavelength of 248 nm and at a pulsed mode with a pulse width of 20 nsec was used. The laser beam was irradiated 2 to 20 shots per point at an energy density in the range of from 150 to 350 mJ/cm². By lowering the sample temperature to room temperature or lower, and preferably to -50°C, the diffusion of the impurities can be suppressed to provide a shallower impurity-doped P⁺ region 705. It is not preferred, however, to lower the temperature of the sample to a congealing point or a boiling point of diborane or lower.

An N⁺ region 706 was formed on the surface of the silicon substrate by a process similar to above, except for doping phosphorus using phosphine. Then, a gate dielectric 707 as well as gate contacts 708 and 709 were formed in the same manner as in the conventional process (see FIG. 8(B)).

Then, the region of P-channel TFT (corresponding to the right side of the figure) was covered with a masking material 710, and the entire structure was subjected again to doping process using the laser doping apparatus illustrated in FIG. 5. Phosphine was used as the impurity gas in this case, and the

00230410-012600

substrate was heated to a temperature in the range of from 200 to 450°C. The laser was operated under the same energy and the number of shots as those used in the previous step. Because the sample was heated in this case, more diffusion occurred as compared to the previous doping step and the source and drain regions 711 were more deeply doped with phosphorus to provide an N-type conductive region. In contrast to the source and drain regions 711, the region under the gate contact remains unirradiated by the laser and thereby undoped, because the gate insulator and the gate contact serve as the mask. Thus, the region under the gate contact maintains the initial N⁺-type conductivity (FIG. 8(C)). The doping process is effected typically under an atmosphere diluted with H₂ and containing PH₃ at a concentration of 5% while maintaining the sample at a temperature of 350°C under a pressure of from 0.02 to 1.00 Torr, and operating a KrF excimer laser at a wavelength of 248 nm, an energy density of from 150 to 350 mJ/cm², and at a number of pulses of 10 shots.

Similarly, a P-type region was formed in the region of the P-channel TFT (shown in the right side of the figure) by effecting laser doping under a diborane atmosphere. Thus was obtained a P-channel TFT.

Then, an interlayer insulator 712 was formed following a conventional process, and a contact hole was provided to form a contact with connection 713. The contact and connection may be made of a single film of a metal, a semiconductor film, or a multilayered film such as a laminate of titanium nitride and aluminum.

The transistor according to the present example is of a so-called buried channel type, in which the surface of the channel forming region remains un-inverted even when a signal is applied to the gate, but in which a deeper region provides the channel.

Thus, a highly reliable transistor was realized because the gate insulator remain undestroyed by hot electrons and the like.

Laser doping process was employed in the present example to form the buried channel. It can be understood from the foregoing description, however, that the process according to the present invention can be used as well for the purpose of controlling the threshold voltage.

EXAMPLE 2

Referring to FIG. 9, a process for fabricating a MOS device having a floating gate, e.g., an EPROM, an EEPROM, and a flash memory, is described.

A field insulator 751 was selectively formed on the surface of a (100) plane of a single crystal silicon substrate, and gate contact portions 752 and 753 were then formed also on the substrate. The detailed structure of the gate contact portion is shown in FIG. 9(E). Referring to FIG. 9(E), the gate contact portion 0.5 μm in width comprises a gate dielectric 761, a phosphorus-doped polysilicon floating gate 762, a phosphorus-doped polysilicon control gate 763, and an insulating film 764 covering the entire portion. Preferably, the insulating film 764 is made from the same oxide constituting the control gate and the floating gate. Those can be oxidized by anodic oxidation or thermal oxidation. The anodic oxidation may be effected either in a wet process or in a dry process, and the same process described in Japanese patent application No. Hei-3-278705 (filed September 30, 1991) can be followed. In a case thermal oxidation is used, the process described in Japanese patent application No. Hei-3-278706 (filed September 30, 1991) can be employed.

Then, a masking material 754 was formed selectively, and phosphorus was incorporated into the silicon substrate by ion implantation using the masking material and the gate contact

portion as the mask. Thus, an N-type region about 0.2 μm in depth was formed by heating and thereby allowing phosphorus thus introduced into the substrate to diffuse. It can be seen from FIG. 9(A) that the impurity region formed at this point extends under the gate contact portion.

Referring to FIG. 9(B), a phosphorus-doped polysilicon connection 756 was formed to provide a word line. When an impurity region 755 having a sufficiently low resistance is provided, however, no additional polysilicon is necessary and the impurity region 755 itself can be used as the word line.

A laser doping process according to the present invention was performed thereafter to introduce phosphorus and to form shallow impurity regions 757 and 758 each within a depth of 50 nm. As shown in FIG. 6(B), a plurality of chambers 614 to 615 each charged with single wafer were transferred continuously for laser doping. A typical doping process was effected under an atmosphere diluted with H_2 and containing PH_3 at a concentration of 5% while maintaining the sample at room temperature under a pressure of from 0.02 to 1.00 Torr, and operating a KrF excimer laser at a wavelength of 248 nm, an energy density of from 150 to 350 mJ/cm^2 , and at a number of pulses of 10 shots.

Thus were formed shallow impurity regions. Then, an interlayer insulator 759 was deposited according to a conventional process, and a contact hole was provided to form metallic contacts with connection 760 and 761. Thus were obtained two complete EEPROM devices as shown in FIG. 9(D). The connection 760 and 761 each provide the bit line for the respective devices.

In the device obtained in the present example, the impurity regions provided on the right and the left sides of the gate contact portion differ from each other in shape. More specifically, one is a deep impurity region 755 penetrating farther into the portion under the gate contact, and the other is

a shallow impurity region 757 having no overlaps, but rather, in which an offset region is formed therein by the oxide of the gate contact portion. Practically, the penetrating portion is 50 nm or less. As a result, the carrier is injected into the floating gate from the deep impurity region as indicated with an arrow in FIG. 9(E).

EXAMPLE 3

Referring to FIG. 10, a process for fabricating a MOSFET having a lightly doped drain (LDD) structure according to the present invention is described.

According to a conventional process, a field insulator 802 was formed on a single crystal silicon substrate 801, and a gate dielectric 803 as well as a gate contact portion 804 were formed subsequently on the same substrate. Then, phosphorus was introduced into the substrate according to the laser doping process according to the present invention to form a shallow lightly doped N⁻-type impurity region 805 to a depth of 50 nm (see FIG. 10(A)).

Then, a silicon oxide film 806 was deposited as shown in FIG. 10(B), and anisotropically etched to leave out a side wall portion 807 for the gate contact. Then, ion implantation was effected to heavily dope phosphorus ions to form an N⁺ region 808. Thus, the previous N⁻ region 805 remained only in the portion underlying the side wall to provide an LDD region 809 (see FIG. 10(C)).

Finally, an interlayer insulator 810 and a metal contact with connection 811 was formed to obtain a complete device. In this example, a combination of a conventional process and the doping process according to the present invention was employed to form an LDD. However, other processes as described, for example, in the inventions of the present applicants, i.e., Japanese

patent application No. Hei-3-238710 (filed August 26, 1991), No. Hei-3-238711 (filed August 26, 1991), and No. Hei-3-238712 (filed August 26, 1991), can be employed as well.

The present invention enables stable fabrication of MOS devices having a channel length of 1.0 μm or less, typically from 0.1 to 0.3 μm , and a shallow impurity region 0.1 μm or less in depth. The above examples were confined to those using single crystal silicon as the semiconductor substrate, however, it can be readily understood that the above processes are also applicable to semiconductor devices using polycrystalline silicon. It can be seen therefore that the present invention is industrially valuable.

While the invention has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope thereof.

WHAT IS CLAIMED IS:

1. A memory device comprising:
 - a gate member over a semiconductor;
 - a source region in the semiconductor;
 - 5 a drain region in the semiconductor, said drain region having a depth shallower than said source region and not deeper than 0.1 μm ;
 - a channel region being interposed between said source and drain regions and being adjacent to said gate member, and
 - wherein said source and drain regions extend from a surface
 - 10 of said semiconductor to said depth not longer than a thickness of said semiconductor,
 - wherein said source region overlaps with said gate member,
 - wherein said channel region has a length not longer than 0.3 μm .
- 15 2. A device according to claim 1, wherein said semiconductor is crystal silicon.
3. A memory device comprising:
 - a gate electrode having a floating gate, a control gate and an oxide on a semiconductor substrate, said oxide being provided on surfaces
 - 20 of the floating gate and the control gate;
 - a source region in the semiconductor;
 - a drain region in the semiconductor, said drain region having a depth shallower than said source region and not deeper than 0.1 μm ; and
 - a channel region being interposed between said source and
 - 25 drain regions being adjacent to said gate electrode,

wherein said source region overlaps with said gate electrode,
wherein said channel region has a length not longer than 0.3
μm.

4. A device according to claim 3, wherein said semiconductor
5 substrate is a crystal silicon substrate.

5. A memory device comprising:
a semiconductor substrate;
a first silicon film introduced with an n-type impurity over
said semiconductor substrate;
10 a second silicon film introduced with an n-type impurity over
said first silicon film;
an insulating film interposed between said semiconductor
substrate and said first silicon film and between said first and second silicon
film;
15 a first impurity region formed in the semiconductor substrate,
said first impurity region overlapping with said insulating film;
a second impurity region formed in the semiconductor
substrate, said second impurity region being not contact with said first
impurity region and having a depth shallower than said first impurity region
20 and not deeper than 0.1 μm;
a channel region formed between said first and second
impurity region,
wherein said channel region has a length not longer than 0.3
μm.

6. A device according to claim 5, wherein said semiconductor substrate is a crystal silicon substrate.

7. A memory device comprising:
a semiconductor substrate;
at least two gate electrodes over said semiconductor substrate;
a first impurity region formed between said gate electrodes;
at least two second impurity regions formed adjacent to said gate electrodes, each of said second impurity region having a depth shallower than that of said first impurity region; and

at least two channel regions in the semiconductor substrate, each of said channel regions being formed between said first impurity region and each of second impurity regions, and being adjacent to each of said gate electrodes,

wherein said depth of each of said second impurity regions is not deeper than $0.1\ \mu\text{m}$,

wherein said first impurity region overlaps with each of said gate electrodes,

wherein each of said channel regions has a length not longer than $0.3\ \mu\text{m}$.

8. A device according to claim 7, wherein said semiconductor substrate is a crystal silicon substrate.

9. A memory device comprising:
a semiconductor substrate;
at least two gate electrodes over said semiconductor substrate,
each of said gate electrodes having a floating gate, a control gate and an

oxide on said semiconductor substrate, said oxide being provided on surfaces of the floating gate and the control gate;

a first impurity region formed between said gate electrodes;

at least two second impurity regions formed in adjacent with
5 said gate electrodes, each of said second impurity region having a depth shallower than that of said first impurity region; and

at least two channel regions in the semiconductor substrate, each of said channel regions being formed between said first impurity region and each of second impurity regions,

10 wherein said depth of each of said second impurity regions is not deeper than 0.1 μm ,

wherein said first impurity region overlaps with each of said gate electrodes,

15 wherein each of said channel regions has a length not longer than 0.3 μm .

10. A device according to claim 9, wherein said semiconductor substrate is a crystal silicon substrate.

11. A transistor comprising:

20 a pair of first impurity regions, each comprising an impurity at a first concentration;

a pair of second impurity regions, each being adjacent to the first impurity regions and comprising the impurity at a second concentration which is lower than the first concentration;

25 a channel region formed between the pair of second impurity regions;

a gate electrode at least adjacent to the channel region having
a gate insulating film therebetween,

wherein said channel region has a length not longer than 0.3
μm.

- 5 12. A transistor comprising according to claim 11, wherein each
of the second impurity regions has a depth not deeper 50 μm.

13. A transistor comprising:

a source region and a drain region, each of the source region
and the drain region comprising an impurity at a first concentration;

- 10 a pair of LDD regions, each being adjacent to the source
region and the drain region and comprising the impurity at a second
concentration which is lower than the first concentration;

a channel region formed between the pair of LDD regions;

- 15 a gate electrode at least adjacent to the channel region having
a gate insulating film therebetween,

wherein said channel region has a length not longer than 0.3
μm.

14. A transistor comprising according to claim 13, wherein each
of the LDD regions has a depth not deeper 50 μm.

- 20 15. A MOS field effect transistor comprising:

a pair of n⁺ impurity regions, each comprising an impurity at
a first concentration;

a pair of n^- impurity regions, each being adjacent to the n^+ impurity regions and comprising the impurity at a second concentration which is lower than the first concentration;

5 a channel region formed between the pair of n^- impurity regions;

a gate electrode at least adjacent to the channel region having a gate insulating film therebetween,

wherein said channel region has a length not longer than 0.3 μm .

10 16. A transistor comprising according to claim 11, wherein each of the n^- impurity regions has a depth not deeper 50 μm .

ABSTRACT

A laser doping process comprising: irradiating a laser beam operated in a pulsed mode to a single crystal semiconductor substrate of a first conductive type in an atmosphere of an impurity gas which imparts the semiconductor substrate a conductive type opposite to said first conductive type and incorporating the impurity contained in said impurity gas into the surface of said semiconductor substrate, thereby modifying the type and/or the intensity of the conductive type thereof. Provides devices having a channel length of 0.5 μm or less and impurity regions 0.1 μm or less in depth.

00239948 012009




Fig. 1(A)




Fig. 1(B)




Fig. 1(C)




Fig. 2(A)
PRIOR ART




Fig. 2(B)
PRIOR ART




Fig. 2(C)
PRIOR ART

000210-8406260




Fig. 3




Fig. 4




Fig. 5




Fig. 6(A)




Fig: 6(B)

09239946.019980

LASER LIGHT




Fig. 7




Fig. 9(A)



Fig. 9(B)




Fig. 9(C)




Fig. 9(D)




Fig. 9(E)




Fig. 10(A)




Fig. 10(B)




Fig. 10(C)




Fig. 10(D)

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

ATTORNEY DOCKET NO.

PLEASE NOTE:
YOU MUST
COMPLETE THIS
FOLLOWING:

Insert Title

Check Box If
Appropriate —
Pat Use Without
Serial Number
Attached

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named below) of the invention entitled: * LASER PROCESSING METHOD, METHOD FOR FORMING
* A FLASH MEMORY, INSULATED GATE SEMICONDUCTOR DEVICE AND METHOD
FOR FORMING THE SAME, the specification of which is attached hereto unless the following box is checked:

☐ The specification was filed on _____
and was assigned Serial No. _____ (if known)
and was amended on _____ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof, or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to this application, and that no application for patent or inventor's certificate on this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as follows:

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and checked at right:

Prior Foreign Application(s)

Priority Claimed

Insert Priority
Information
(if appropriate)

<u>4-316138</u>	<u>JAPAN</u>	<u>October 30, 1992</u>	<input checked="" type="checkbox"/> Yes	<input type="checkbox"/> No
(Number)	(Country)	(Month/Day/Year Filed)		
_____	(Country)	(Month/Day/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
(Number)	(Country)	(Month/Day/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
(Number)	(Country)	(Month/Day/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
(Number)	(Country)	(Month/Day/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
(Number)	(Country)	(Month/Day/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No

All Foreign Applications, if any, for any Patent or Inventor's Certificate Filed More Than 12 Months Prior To The Filing Date of This Application:

Country	Application No.	Date of Filing (Month/Day/Year)
_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

_____ (Application Serial No.)	_____ (Filing Date)	_____ (Status—patented, pending, abandoned)
_____ (Application Serial No.)	_____ (Filing Date)	_____ (Status—patented, pending, abandoned)

00220418-012000

I hereby appoint the following attorneys to prosecute this application and/or an international application and to transact all business in the Patent and Trademark Office connected therewith:

Daniel W. Sixbey (Reg. No. 20,932)
 Stuart J. Friedman (Reg. No. 24,312)
 Charles M. Leedom, Jr. (Reg. No. 26,477)

Gerald J. Ferguson, Jr. (Reg. No. 23,016)
 David S. Safran (Reg. No. 27,997)
 Thomas W. Cole (Reg. No. 28,290)

Send Correspondence to:

SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P.C.
 2010 Corporate Ridge, Suite 600
 McLean, Virginia 22102
 Telephone: (703) 790-9110

PLEASE NOTE:
 YOU MUST
 COMPLETE THIS
 FOLLOWING

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

The undersigned hereby authorize any U. S. attorney or agent named herein to accept and follow instructions from _____

as to any action to be taken in the Patent and Trademark Office regarding this application without direct communication between the U. S. attorney or agent and the undersigned. In the event of a change in the persons from whom instructions may be taken, the U.S. attorneys or agents named herein will be so notified by the undersigned.

RECEIVED
 10/25/1993
 10:01 AM

Insert Full Name of
 Full or Sole Inventor
 and Date This
 Document is Signed

Insert Residence
 Insert Citizenship

Insert Post Office
 Address

Second Inventor:



see above

Third Inventor:

see above

Fourth Inventor:

see above

FULL NAME OF SOLE OR FIRST INVENTOR Shunpei YAMAZAKI		INVENTOR'S SIGNATURE 	DATE 10/25/1993
RESIDENCE (City, State & Country) Tokyo, Japan		CITIZENSHIP Japanese	
POST OFFICE ADDRESS (Complete Street Address including City, State & Country) 21-21, Kitakarasuyama, 7-chome, Setagaya-ku, Tokyo 157 Japan			
FULL NAME OF SECOND JOINT INVENTOR, IF ANY Yasuhiko TAKEMURA		INVENTOR'S SIGNATURE 	DATE 10/25/1993
RESIDENCE (City, State & Country) Kanagawa, Japan		CITIZENSHIP Japanese	
POST OFFICE ADDRESS (Complete Street Address including City, State & Country) Flat Atsugi 208, 931-1, Hase, Atsugi-shi, Kanagawa-ken 243 Japan			
FULL NAME OF THIRD JOINT INVENTOR, IF ANY		INVENTOR'S SIGNATURE	DATE
RESIDENCE (City, State & Country)		CITIZENSHIP	
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)			
FULL NAME OF FOURTH JOINT INVENTOR, IF ANY		INVENTOR'S SIGNATURE	DATE
RESIDENCE (City, State & Country)		CITIZENSHIP	
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)			